Skip to content

add tacit to iris#11

Open
iansseijelly wants to merge 3 commits into
mainfrom
iris-tacit
Open

add tacit to iris#11
iansseijelly wants to merge 3 commits into
mainfrom
iris-tacit

Conversation

@iansseijelly

Copy link
Copy Markdown
Collaborator

No description provided.

@iansseijelly iansseijelly requested a review from schwarz-em July 3, 2026 04:11
Comment thread src/TinyIris.scala

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is a PD-testing-only minimal config (tiny memories, no accelerators), so you don't need to add tacit here

Copy link
Copy Markdown
Collaborator Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

perhaps adding tacit to this is also fine, the new design has some SRAMs and stuffs so would be nice to be included in a PD config?

@schwarz-em schwarz-em left a comment

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fix shuttle commit + remove tacit from TinyIris
You can keep the compilation error fix (OffchipAddressRange) in TinyIris.scala tho

Comment thread test/src/IrisSpec.scala Outdated
}

it("should run tacit always trace workload") {
implicit val p = new TinyIrisConfig(sim = true)

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Use the normal IrisConfig for your tests

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants